英文字典中文字典


英文字典中文字典51ZiDian.com



中文字典辞典   英文字典 a   b   c   d   e   f   g   h   i   j   k   l   m   n   o   p   q   r   s   t   u   v   w   x   y   z       







请输入英文单字，中文词皆可：

miry    
a. 泥泞的,尽是泥的,脏的

泥泞的,尽是泥的,脏的

miry
adj 1: (of soil) soft and watery; "the ground was boggy under
foot"; "a marshy coastline"; "miry roads"; "wet mucky
lowland"; "muddy barnyard"; "quaggy terrain"; "the
sloughy edge of the pond"; "swampy bayous" [synonym: {boggy},
{marshy}, {miry}, {mucky}, {muddy}, {quaggy}, {sloppy},
{sloughy}, {soggy}, {squashy}, {swampy}, {waterlogged}]

Miry \Mir"y\, a. [From 2d {Mire}.]
Abounding with deep mud; full of mire; muddy; as, a miry
road.
[1913 Webster]


请选择你想看的字典辞典：
单词字典翻译
miry查看　miry　在百度字典中的解释百度英翻中〔查看〕
miry查看　miry　在Google字典中的解释Google英翻中〔查看〕
miry查看　miry　在Yahoo字典中的解释Yahoo英翻中〔查看〕

安装中文字典英文字典查询工具!


中文字典英文字典工具:
选择颜色:
输入中英文单字

































































英文字典中文字典相关资料:


  • Cadence IP - Intellectual Property Practice Management
    Everything your IP practice needs, without the patchwork Cadence IP covers matter management, deadline monitoring, task tracking, document generation, email integration, time recording, invoice generation, and Xero accounting sync — all in a single system built for patents, trademarks, and designs
  • Design IP | Cadence
    Silicon-proven IP and subsystems for SoCs, chiplets, and advanced applications in leading-edge foundry processes Cadence is a leader in semiconductor IP, addressing hyperscale computing, enterprise, data center, automotive, and artificial intelligence and machine learning (AI ML) applications
  • Cadence Design Systems, Inc. IP Catalog
    If you want to achieve silicon success, let Cadence help you choose the right IP solution and capture its full value in your SoC design Cadence® IP solutions offer the combined advantages of a high-quality portfolio, an open platform, a modern IP factory approach to quality, and a strong ecosystem
  • Design IP - Semiconductor Engineering
    Cadence is a leader in semiconductor IP addressing hyperscale computing, enterprise, data center, automotive, and artificial intelligence machine learning (AI ML) applications
  • Cadence Expands Design IP Portfolio Optimized for Intel 18A . . . - Nasdaq
    Cadence today announced a significant expansion of its portfolio of design IP optimized for Intel 18 A and Intel 18 A-P technologies and certification of Cadence ® digital and analog custom
  • Silicon Solutions | Cadence
    Cadence Silicon Solutions combines decades of expertise in IP and subsystems to power advanced designs with silicon-proven Tensilica and Neo AI IP cores, advanced memory interfaces, and high-speed SerDes based on industry-standard protocols
  • Cadence introduces LPDDR5X memory IP system for data centers
    Cadence has introduced what it describes as the industry’s first LPDDR5X 9600 Mbps memory IP system solution aimed at enterprise and data center environments that require high reliability
  • One PHY, Zero Tradeoffs: Multi-Protocol PHY for Edge AI Interface . . .
    A single Cadence multi-protocol PHY handles both without additional discrete components Automotive Edge Compute Ethernet provides in-vehicle networking, while PCIe feeds AI processors for ADAS and autonomy Cadence's multi-protocol PHY is capable of supporting AEC Q100 standards, making it suitable for these safety-critical environments





中文字典-英文字典  2005-2009